ADC16V130 Datasheet PDF - Texas Instruments 130MSPS A/D Converter Specs

ADC16V130 - 130MSPS A/D Converter

Datasheet Summary

Description

The ADC16V130 is a monolithic high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 130 Mega Samples Per Second (MSPS).

Features

1.
2 Dual Supplies: 1.8V and 3.0V Operation.
On Chip Automatic Calibration During Power- Up.
Low Power Consumption.
Multi-Level Multi-Function Pins for CLK/DF and PD.
Power-Down and Sleep Modes.
On Chip Precision Reference and Sample-and- Hold Circuit.
On Chip Low Jitter Duty-Cycle Stabilizer.
Offset Binary or 2's Complement Data Format.
Full Data Rate LVDS Output Port.
64-pin WQFN Package (9x9x0.8, 0.5mm Pi.

Datasheet Details

Part number	ADC16V130
Manufacturer	Texas Instruments
File Size	1.69 MB
Description	130MSPS A/D Converter
Datasheet	ADC16V130 Datasheet
Additional preview pages of the ADC16V130 datasheet.

📁 Similar Datasheet

ADC16V130 - 130 MSPS A/D Converter (National Semiconductor)

ADC16061 - Self-Calibrating 16-Bit/ 2.5 MSPS/ 390 mW A/D Converter (National Semiconductor)

ADC16071 - 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters (National Semiconductor)

ADC1610S - Single 16-bit ADC (NXP Semiconductors)

ADC1613D - Dual 16-bit ADC (NXP Semiconductors)

ADC1613S - Single 16-bit ADC (NXP Semiconductors)

ADC161S626 - MicroPower ADC (National Semiconductor)

ADC16471 - 16-Bit Delta-Sigma 192 ks/s Analog-to-Digital Converters (National Semiconductor)

ADC16DV160 - 160 MSPS Analog-to-Digital Converter (National Semiconductor)

ADC100 - Single & Dual Output DC/DC Converters (MPS Industries)

Full PDF Text Transcription

Click to expand full text

ADC16V130 www.ti.com SNAS458E – NOVEMBER 2008 – REVISED MARCH 2013 ADC16V130 16-Bit, 130 MSPS A/D Converter With LVDS Outputs Check for Samples: ADC16V130 FEATURES 1 •2 Dual Supplies: 1.8V and 3.0V Operation • On Chip Automatic Calibration During Power- Up • Low Power Consumption • Multi-Level Multi-Function Pins for CLK/DF and PD • Power-Down and Sleep Modes • On Chip Precision Reference and Sample-and- Hold Circuit • On Chip Low Jitter Duty-Cycle Stabilizer • Offset Binary or 2's Complement Data Format • Full Data Rate LVDS Output Port • 64-pin WQFN Package (9x9x0.8, 0.5mm Pin- Pitch) KEY SPECIFICATIONS • Resolution: 16 Bits • Conversion Rate: 130 MSPS • SNR – (fIN = 10MHz): 78.5 dBFS (Typ) – (fIN = 70MHz): 77.8 dBFS (Typ) – (fIN = 160MHz): 76.7 dBFS (Typ) • SFDR – (fIN = 10MHz): 95.

Published: Jun 9, 2024 |