Part number:
74HCT14
Manufacturer:
File Size:
263.73 KB
Description:
Hex inverting schmitt trigger.
* Wide supply voltage range from 2.0 to 6.0 V
* CMOS low power dissipation
* High noise immunity
* Unlimited input rise and fall times
* Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
* Complies with JEDEC standards:
* JESD8C
74HCT14
263.73 KB
Hex inverting schmitt trigger.
📁 Related Datasheet
74HCT10 - Triple 3-input NAND gate
(Philips)
INTEGRATED CIRCUITS
DATA SHEET
For a plete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 .
74HCT10 - Triple 3-input NAND gate
(nexperia)
74HC10; 74HCT10
Triple 3-input NAND gate
Rev. 4 — 8 January 2021
Product data sheet
1. General description
The 74HC10; 74HCT10 is a triple 3-input N.
74HCT10-Q100 - Triple 3-input NAND gate
(nexperia)
74HC10-Q100; 74HCT10-Q100
Triple 3-input NAND gate
Rev. 2 — 8 January 2021
Product data sheet
1. General description
The 74HC10-Q100; 74HCT10-Q100 .
74HCT107 - Dual JK flip-flop
(Philips)
INTEGRATED CIRCUITS
DATA SHEET
For a plete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 .
74HCT107 - Dual JK flip-flop
(nexperia)
74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Rev. 7 — 20 February 2024
Product data sheet
1. General description
The 74HC.
74HCT107-Q100 - Dual JK flip-flop
(nexperia)
74HC107-Q100; 74HCT107-Q100
Dual JK flip-flop with reset; negative-edge trigger
Rev. 3 — 7 July 2021
Product data sheet
1. General description
The.
74HCT107D - Dual JK flip-flop
(nexperia)
74HC107; 74HCT107
Dual JK flip-flop with reset; negative-edge trigger
Rev. 7 — 20 February 2024
Product data sheet
1. General description
The 74HC.
74HCT109 - Dual JK flip-flop
(nexperia)
74HC109; 74HCT109
Dual JK flip-flop with set and reset; positive-edge-trigger
Rev. 5 — 5 August 2021
Product data sheet
1. General description
The.
