SN74LS109 (ON Semiconductor)
LOW POWER SCHOTTKY
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop
The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops
Published:
|
62 views
SN74LS109A (ON Semiconductor)
Dual JK Positive Edge-Triggered Flip-Flop
SN74LS109A
Dual JK Positive Edge−Triggered Flip−Flop
The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops
Published:
|
44 views
74LS10 (ON Semiconductor)
TRIPLE 3-INPUT NAND GATE
SN54/74LS10 TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE
VCC 14 13 12 11 10 9 8
LOW POWER SCHOTTKY
1
2
3
4
5
6
7 GND
14 1
J SUFFIX CERA
Published:
|
41 views
SN74LS10 (ON Semiconductor)
TRIPLE 3-INPUT NAND GATE
SN74LS10
TRIPLE 3-INPUT NAND GATE
VCC 14 13
12
11 10
9
8
1234567 GND
Symbol VCC
Supply Voltage
Parameter
TA Operating Ambient Temperature Ra
Published:
|
40 views
SN74LS109A (Motorola)
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
The SN54/ 74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The c
Published:
|
38 views
74LS10 (Fairchild Semiconductor)
Triple 3-Input NAND Gate
DM74LS10 Triple 3-Input NAND Gate
August 1986 Revised March 2000
DM74LS10 Triple 3-Input NAND Gate
General Description
This device contains three in
Published:
|
36 views
SN74LS10 (Motorola)
TRIPLE 3-INPUT NAND GATE
Published:
|
36 views
SN74LS109A (Texas Instruments)
Dual J-K Positive-Edge-Triggered Flip-Flops
PACKAGE OPTION ADDENDUM
www.ti.com
24-Aug-2018
PACKAGING INFORMATION
Orderable Device JM38510/30109BEA
Status Package Type Package Pins Package
Published:
|
35 views
SN74LS107A (Motorola)
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output
Published:
|
33 views
74LS109 (Agere Systems)
Dual J-K Flip-Flop
www.DataSheet4U.com
www.DataSheet4U.com
www.DataSheet4U.com
www.DataSheet4U.com
Published:
|
31 views
SN74LS10 (Texas Instruments)
TRIPLE 3-INPUT POSITIVE-NAND GATES
SN5410, SN54LS10, SN54S10, SN7410, SN74LS10, SN74S10 TRIPLE 3-INPUT POSITIVE-NAND GATES
SDLS035A – DECEMBER 1983 – REVISED APRIL 2003
PRODUCTION DATA
Published:
|
30 views
SN74LS107A (Texas Instruments)
DUAL J-K FLIP-FLOPS
SN54107, SN54LS107A,
SN74107, SN74LS107A
DUAL J-K FLIP-FLOPS WITH CLEAR
SDLS036 – DECEMBER 1983 – REVISED MARCH 1988
PRODUCTION DATA information is c
Published:
|
30 views
74LS107 (ETC)
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
June 1989
DM54LS107A DM74LS107A
Published:
|
28 views
74LS109A (ON Semiconductor)
LOW POWER SCHOTTKY
www.DataSheet4U.com
SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop
The SN74LS109A consists of two high speed completely independent transition
Published:
|
26 views
74LS109A (Texas Instruments)
Dual J-K Positive-Edge-Triggered Flip-Flops
www.ti.com
PACKAGE OPTION ADDENDUM
4-Dec-2021
PACKAGING INFORMATION
Orderable Device
Status Package Type Package Pins Package Eco Plan
(1)
Drawi
Published:
|
21 views
DM74LS109A (National Semiconductor)
Dual Positive-Edge-Triggered J-K Flip-Flops
54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset Clear and Complementary Outputs
June 1989
54LS109 DM54LS109A D
Published:
|
17 views
DM74LS10 (National Semiconductor)
Triple 3-Input NAND Gates
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates
June 1989
54LS10 DM54LS10 DM74LS10 Triple 3-Input NAND Gates
General Description
This device cont
Published:
|
14 views
DM74LS10 (Fairchild Semiconductor)
Triple 3-Input NAND Gate
DM74LS10 Triple 3-Input NAND Gate
August 1986 Revised March 2000
DM74LS10 Triple 3-Input NAND Gate
General Description
This device contains three in
Published:
|
11 views
DM74LS109A (Fairchild Semiconductor)
Dual Positive-Edge-Triggered J-K Flip-Flop
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
June 1986 Revised March 2000
DM74LS109A Dual Pos
Published:
|
11 views
DM74LS107A (National Semiconductor)
Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops
DM54LS107A DM74LS107A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
June 1989
DM54LS107A DM74LS107A
Published:
|
10 views