ZERO-DELAY Datasheet | Specifications & PDF Download

ispClock 5300S Family ™ In-System Programmable, Zero-Delay Universal Fan-Out Buffer, Single-Ended October 2007 Preliminary Data Sheet DS1010 Feature

(29 views)

June 2005 rev 0.3 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer Features ƒ ƒ ƒ Output frequency range: 8.33MHz to 200MHz Input frequency range: 6

(22 views)

June 2005 rev 0.3 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer Features ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ Output frequency range: 8.3MHz to 125MHz Input f

(21 views)

September 2005 rev 1.4 www.DataSheet4U.com ASM5P2304A 3.3V Zero Delay Buffer Features Zero input - output propagation delay, adjustable by capaciti

(21 views)

September 2005 rev 0.5 3.3V Zero Delay Buffer Features ƒ ƒ ƒ Zero input - output propagation delay, adjustable by capacitive load on FBK input. Multip

(20 views)

September 2005 rev 1.4 3.3V Zero-Delay Buffer General Features • Zero input - output propagation delay, adjustable by capacitive load on FBK input. •

(20 views)

CY29973 3.3V 125-MHz Multi-Output Zero Delay Buffer Features ■ ■ ■ ■ ■ ■ Output Frequency up to 125 MHz 12 Clock Outputs: Frequency Configurable 35

(20 views)

9DBL02x2/9DBL04x2/9DBL06x1/9DBL08x1C 2 to 8-Output 3.3V PCIe Zero-Delay/Fanout Buffers Datasheet The 9DBL02x2/9DBL04x2/9DBL06x1/9DBL08x1C buffers ar

(20 views)

August 2004 rev 2.0 3.3V ‘SpreadTrak’ Zero Delay Buffer General Features    10 MHz to 133- MHz operating range, compatible with CPU and PCI bus fre

(19 views)

July 2005 rev 0.2 Low Voltage Zero Delay Buffer Features ƒ ƒ ƒ ƒ Fully Integrated PLL Up to 200MHz I/O Frequency LVCMOS Outputs Outputs Disable in Hig

(19 views)

CY29352 2.5V or 3.3V, 200 MHz, 11 Output Zero Delay Buffer Features ■ ■ ■ ■ Description The CY29352 is a low voltage high performance 200 MHz PLL ba

(19 views)

September 2005 www.DataSheet4U.com ASM5P2309A ASM5P2305A 3.3V Zero Delay Buffer rev 1.6 General Features ƒ ƒ ƒ 15MHz to 133MHz operating range, com

(19 views)

September 2005 www.DataSheet4U.com rev 1.3 ASM5P23S04A 3.3V ‘SpreadTrak’ Zero Delay Buffer Features ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ Zero input - output pr

(19 views)

CY28343 Zero Delay SDR/DDR Clock Buffer Features • Phase-lock loop clock distribution for DDR and SDR SDRAM applications • One-single-end clock input

(18 views)

June 2005 rev 0.3 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer Features ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ ƒ Output frequency range: 8.33 MHz to 200 MHz

(18 views)

November 2004 www.DataSheet4U.com ASM5P23S09A ASM5P23S05A 3.3V ‘SpreadTrak’ Zero Delay Buffer rev 1.3 General Features 15 MHz to 133 MHz operating

(18 views)

November 2004 www.DataSheet4U.com ASM5P23S09A ASM5P23S05A 3.3V ‘SpreadTrak’ Zero Delay Buffer rev 1.3 General Features 15 MHz to 133 MHz operating

(18 views)

ispClock 5300S Family ™ In-System Programmable, Zero-Delay Universal Fan-Out Buffer, Single-Ended October 2007 Preliminary Data Sheet DS1010 Feature

(18 views)

ICS9370 5 DDR Phase Lock Loop Zero Delay Clock Buffer Recommended Application: DDR Zero Delay Clock Buffer Product Description/Features: • Low skew,

(18 views)

(17 views)