Datasheet4U Logo Datasheet4U.com

CY7C1372C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture

Datasheet Summary

Description

The CY7C1370C and CY7C1372C are 3.3V, 512K x 36 and 1M x 18 Synchronous pipelined burst SRAMs with No Bus Latency™ (NoBL) logic, respectively.

They are designed to support unlimited true back-to-back Read/Write operations with no wait states.

Features

  • Pin-compatible and functionally equivalent to ZBT™.
  • Supports 250-MHz bus operations with zero wait states.
  • Available speed grades are 250, 225, 200 and 167 MHz.
  • Internally self-timed output buffer control to eliminate the need to use asynchronous OE.
  • Fully registered (inputs and outputs) for pipelined operation.
  • Byte Write capability.
  • Single 3.3V power supply.
  • 3.3V/2.5V I/O power supply.
  • Fast clock-to-output times.

📥 Download Datasheet

Datasheet preview – CY7C1372C

Datasheet Details

Part number CY7C1372C
Manufacturer Cypress
File Size 704.25 KB
Description 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
Datasheet download datasheet CY7C1372C Datasheet
Additional preview pages of the CY7C1372C datasheet.

📁 Similar Datasheet

  • CY7C1372B - (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM (Cypress Semiconductor)
  • CY7C1372DV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
  • CY7C1372KV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
  • CY7C1372KV33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
  • CY7C1372KVE33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
  • CY7C1370B - (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM (Cypress Semiconductor)
  • CY7C1370DV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
  • CY7C1370KV25 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
  • CY7C1370KV33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
  • CY7C1370KVE33 - 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
Other Datasheets by Cypress
  • CY7C1372CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
  • CY7C1372D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
  • CY7C1371S - 18-Mbit (512K x 36) Flow-Through SRAM
  • CY7C1373C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture

Full PDF Text Transcription

Click to expand full text
CY7C1370C CY7C1372C 512K x 36/1M x 18 Pipelined SRAM with NoBL™ Architecture Features • Pin-compatible and functionally equivalent to ZBT™ • Supports 250-MHz bus operations with zero wait states — Available speed grades are 250, 225, 200 and 167 MHz • Internally self-timed output buffer control to eliminate the need to use asynchronous OE • Fully registered (inputs and outputs) for pipelined operation • Byte Write capability • Single 3.3V power supply • 3.3V/2.5V I/O power supply • Fast clock-to-output times — 2.6 ns (for 250-MHz device) — 2.8 ns (for 225-MHz device) — 3.0 ns (for 200-MHz device) — 3.4 ns (for 167-MHz device) • Clock Enable (CEN) pin to suspend operation • Synchronous self-timed writes • Available in 100 TQFP, 119 BGA, and 165 fBGA packages • IEEE 1149.
Published: |