Datasheet4U Logo Datasheet4U.com

FDC636P - P-Channel MOSFET

Description

These P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology.

This very high density process is especially tailored to minimize on-state resistance.

Features

  • -2.8 A, -20 V. RDS(ON) = 0.130 Ω @ VGS = -4.5 V RDS(ON) = 0.180 Ω @ VGS = -2.5 V. SuperSOTTM-6 package design using copper lead frame for superior thermal and electrical capabilities. High density cell design for extremely low RDS(ON). Exceptional on-resistance and maximum DC current capability. SOT-23 SuperSOTTM-6 SuperSOTTM-8 SO-8 SOT-223 SOIC-16 S D D 1 6 .63 6 2 5 G SuperSOT TM pin 1 D D 3 4 -6 Absolute Maximum Ratings T A = 25°C unless otherwise noted Symbol Parameter VDSS V.

📥 Download Datasheet

Datasheet preview – FDC636P

📁 Similar Datasheet

  • FDC6301N - Dual N-Channel Digital FET (ON Semiconductor)
  • FDC6302P - Dual P-Channel MOSFET (ON Semiconductor)
  • FDC6303N - Dual N-Channel Digital FET (onsemi)
  • FDC6304P - Dual P-Channel MOSFET (ON Semiconductor)
  • FDC6305N - Dual N-Channel MOSFET (ON Semiconductor)
  • FDC6306P - Dual P-Channel 20V MOSFET (VBsemi)
  • FDC6306P - P-Channel MOSFET (onsemi)
  • FDC6310P - Dual P-Channel MOSFET (ON Semiconductor)
  • FDC6312P - Dual P-Channel 20V MOSFET (VBsemi)
  • FDC6320C - Dual N & P Channel Digital FET (ON Semiconductor)
Other Datasheets by Fairchild Semiconductor
  • FDC6301N - Dual N-Channel / Digital FET
  • FDC6302P - Digital FET/ Dual P-Channel
  • FDC6303N - Dual N-Channel Digital FET
  • FDC6304P - Digital FET/ Dual P-Channel
  • FDC6305N - Dual N-Channel MOSFET
  • FDC6306P - Dual P-Channel 2.5V Specified PowerTrench MOSFET
  • FDC6308P - Dual P-Channel 2.5V Specified PowerTrench MOSFET
  • FDC6310P - Dual P-Channel 2.5V Specified PowerTrench MOSFET

Full PDF Text Transcription

Click to expand full text
May 1998 FDC636P P-Channel Logic Level Enhancement Mode Field Effect Transistor General Description These P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package. Features -2.8 A, -20 V. RDS(ON) = 0.130 Ω @ VGS = -4.5 V RDS(ON) = 0.180 Ω @ VGS = -2.5 V.
Published: |