Datasheet4U Logo Datasheet4U.com

LP61L1024 - 128K X 8 BIT 3.3V HIGH SPEED LOW VCC CMOS SRAM

Datasheet Summary

Description

The LP61L1024 is a low operating current 1,048,576-bit static random access memory organized as 131,072 words by 8 bits and operates on a single 3.3V power supply.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Features

  • n Single +3.3V power supply n Access times: 12/15 ns (max. ) n Current: Operating: 170mA (max. ) Standby: 10mA (max. ) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL compatible n Common I/O using three-state output n Output enable and two chip enable inputs for easy.

📥 Download Datasheet

Datasheet preview – LP61L1024

Datasheet Details

Part number LP61L1024
Manufacturer AMIC Technology
File Size 178.88 KB
Description 128K X 8 BIT 3.3V HIGH SPEED LOW VCC CMOS SRAM
Datasheet download datasheet LP61L1024 Datasheet
Additional preview pages of the LP61L1024 datasheet.
Other Datasheets by AMIC Technology

Full PDF Text Transcription

Click to expand full text
LP61L1024 128K X 8 BIT 3.3V HIGH SPEED LOW VCC CMOS SRAM Document Title 128K X 8 BIT 3.3V HIGH SPEED LOW VCC CMOS SRAM Revision History Rev. No. 2.0 2.1 History Add product family and 32-pin TSSOP package Add 36 ball BGA package type Issue Date May 9, 2002 August 22, 2002 Remark Final (August, 2002, Version 2.1) AMIC Technology, Inc. LP61L1024 128K X 8 BIT 3.3V HIGH SPEED LOW VCC CMOS SRAM Features n Single +3.3V power supply n Access times: 12/15 ns (max.) n Current: Operating: 170mA (max.) Standby: 10mA (max.) n Full static operation, no clock or refreshing required n All inputs and outputs are directly TTL compatible n Common I/O using three-state output n Output enable and two chip enable inputs for easy application n Data retention voltage: 2.0V (min.
Published: |