Datasheet4U Logo Datasheet4U.com

LP61L256C - 32K X 8 BIT HIGH SPEED CMOS SRAM

Datasheet Summary

Description

The LP61L256C is a high-speed, low-power 262,144-bit static random access memory organized as 32,768 words by 8 bits and operates on a single 3.3V power supply.

It is built using high performance CMOS process.

Features

  • n Single +3.3V power supply n Access times: 12/15 ns (max. ) n Current: Operating: 120mA (max. ) Standby: 5mA (max. ) n Full static operation, no clock or refreshing required n n n n All inputs and outputs are directly TTL compatible Common I/O using three-state output Data retention voltage: 2V (min. ) Available in 28-pin SOJ package 32K X 8 BIT HIGH SPEED CMOS SRAM General.

📥 Download Datasheet

Datasheet preview – LP61L256C

Datasheet Details

Part number LP61L256C
Manufacturer AMIC Technology
File Size 110.08 KB
Description 32K X 8 BIT HIGH SPEED CMOS SRAM
Datasheet download datasheet LP61L256C Datasheet
Additional preview pages of the LP61L256C datasheet.
Other Datasheets by AMIC Technology

Full PDF Text Transcription

Click to expand full text
LP61L256C Preliminary Document Title 32K X 8 BIT HIGH SPEED CMOS SRAM Revision History Rev. No. 0.0 32K X 8 BIT HIGH SPEED CMOS SRAM History Initial issue Issue Date November 9, 2001 Remark Preliminary PRELIMINARY (November, 2001, Version 0.0) AMIC Technology, Inc. LP61L256C Preliminary Features n Single +3.3V power supply n Access times: 12/15 ns (max.) n Current: Operating: 120mA (max.) Standby: 5mA (max.) n Full static operation, no clock or refreshing required n n n n All inputs and outputs are directly TTL compatible Common I/O using three-state output Data retention voltage: 2V (min.
Published: |