Datasheet4U Logo Datasheet4U.com

CY7C1150KV18

18-Mbit DDR II+ SRAM Two-Word Burst Architecture

CY7C1150KV18 Features

* 18-Mbit density (1M × 18, 512K × 36)

* 450-MHz clock for high bandwidth

* Two-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 900 MHz) at 450 MHz

* Available in 2.0 clock cycle latency

* Two input clocks (K and K) for p

CY7C1150KV18 Datasheet (610.31 KB)

Preview of CY7C1150KV18 PDF

Datasheet Details

Part number:

CY7C1150KV18

Manufacturer:

Cypress Semiconductor

File Size:

610.31 KB

Description:

18-mbit ddr ii+ sram two-word burst architecture.
CY7C1148KV18/CY7C1150KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) 18-Mbit DDR II+ SRAM Two-Word Burst Architecture .

📁 Related Datasheet

CY7C1150V18 - (CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1146V18 CY7C1157V18 CY7C1148V18 CY7C1150V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) Features ■ ■ ■ ■ ■ ■ Functio.

CY7C1156V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1141V18 CY7C1156V18 CY7C1143V18 CY7C1145V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features Separate Independen.

CY7C1157V18 - (CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)
CY7C1146V18 CY7C1157V18 CY7C1148V18 CY7C1150V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) Features ■ ■ ■ ■ ■ ■ Functio.

CY7C1141V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1141V18 CY7C1156V18 CY7C1143V18 CY7C1145V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features Separate Independen.

CY7C1143KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
 CY7C1143KV18/CY7C1145KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) 18-Mbit QDR® II+ SRAM Four-Word Burst Archite.

CY7C1143V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1141V18 CY7C1156V18 CY7C1143V18 CY7C1145V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features Separate Independen.

CY7C1145KV18 - 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)
 CY7C1143KV18/CY7C1145KV18 18-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency) 18-Mbit QDR® II+ SRAM Four-Word Burst Archite.

CY7C1145V18 - (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)
CY7C1141V18 CY7C1156V18 CY7C1143V18 CY7C1145V18 18-Mbit QDR™-II+ SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) Features Separate Independen.

TAGS

CY7C1150KV18 18-Mbit DDR II + SRAM Two-Word Burst Architecture Cypress Semiconductor

Image Gallery

CY7C1150KV18 Datasheet Preview Page 2 CY7C1150KV18 Datasheet Preview Page 3

CY7C1150KV18 Distributor