* Pin-compatible and functionally equivalent to ZBT™
* Supports 200-MHz bus operations with zero wait states
* Available speed grades are 200 and 167 MHz
* Internally self-timed output buffer control to eliminate the need to use asynchronous OE
* Fully registered (inputs and outp
CY7C1370KV25 Datasheet (1.16 MB)
CY7C1370KV25
Cypress Semiconductor
1.16 MB
18-mbit (512k x 36/1m x 18) pipelined sram.
CY7C1370KV25 CY7C1372KV25
18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Architecture
18-Mbit (512K × 36/1M × 18) Pipelined SRAM with NoBL™ Ar.
📁 Related Datasheet
CY7C1370KV33 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1370KVE33 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1370B (CY7C1370B / CY7C1372B) 512K X 36/1M X 18 Pipelined SRAM (Cypress Semiconductor)
CY7C1370C 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370CV25 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
CY7C1370D 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
CY7C1370DV25 18-Mbit (512K x 36/1M x 18) Pipelined SRAM (Cypress Semiconductor)
CY7C1371B (CY7C1371B / CY7C1373B) 512K x 36/1M x 18 Flow-Thru SRAM (Cypress Semiconductor)
CY7C1371C 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)
CY7C1371D 18-Mbit (512 K x 36/1 M x 18) Flow-Through SRAM (Cypress Semiconductor)
