Datasheet4U Logo Datasheet4U.com

CY7C1371S 18-Mbit (512K x 36) Flow-Through SRAM

📥 Download Datasheet  Datasheet Preview Page 1

Description

CY7C1371S 18-Mbit (512K × 36) Flow-Through SRAM with NoBL™ Architecture 18-Mbit (512K × 36) Flow-Through SRAM with NoBL™ Architecture .
The CY7C1371S is a 3.

📥 Download Datasheet

Preview of CY7C1371S PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
CY7C1371S
Manufacturer
Cypress
File Size
625.63 KB
Datasheet
CY7C1371S-Cypress.pdf
Description
18-Mbit (512K x 36) Flow-Through SRAM

Features

* No Bus Latency (NoBL) architecture eliminates dead cycles between write and read cycles
* Supports up to 133-MHz bus operations with zero wait states
* Data is transferred on every clock
* Pin-compatible and functionally equivalent to ZBT™ devices
* Internally self-timed outp

CY7C1371S Distributors

📁 Related Datasheet

📌 All Tags

Cypress CY7C1371S-like datasheet