CY7C1425JV18 Datasheet - Cypress Semiconductor

CY7C1425JV18 (CY7C14xxJV18) SRAM 2-Word Burst Architecture

The CY7C1410JV18, CY7C1425JV18, CY7C1412JV18, and CY7C1414JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR-II architecture. QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has data outputs to support read oper.

CY7C1425JV18 Features

* Configurations CY7C1410JV18

* 4M x 8 CY7C1425JV18

* 4M x 9 CY7C1412JV18

* 2M x 18 CY7C1414JV18

* 1M x 36 Separate independent read and write data ports

* Supports concurrent transactions 267 MHz clock for high bandwidth 2-word burst on all accesses (data t

CY7C1425JV18 Datasheet (682.68 KB)

CY7C1425JV18 Datasheet Preview — Preview of CY7C1425JV18 PDF

Datasheet Details

Part number:

CY7C1425JV18

Manufacturer:

Cypress Semiconductor

File Size:

682.68 KB

Description:

(cy7c14xxjv18) sram 2-word burst architecture.

📁 Related Datasheet

CY7C1425AV18 (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1425KV18 36-Mbit QDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1425V18 (CY7C14xxV18) SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C142 2K x 8 Dual-Port Static RAM (Cypress Semiconductor)

CY7C1420AV18 (CY7C14xxAV18) 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420BV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420JV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420KV18 36-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1425JV18 CY7C14xxJV18 SRAM 2-Word Burst Architecture Cypress Semiconductor

CY7C1425JV18 Distributor