CY7C1425V18 Datasheet - Cypress Semiconductor

CY7C1425V18 (CY7C14xxV18) SRAM 2-Word Burst Architecture

The CY7C1410V18, CY7C1425V18, CY7C1412V18, and CY7C1414V18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II architecture. QDR-II architecture consists of two separate ports to access the memory array. The Read port has dedicated Data Outputs to support Read operations and the Write Port h.

CY7C1425V18 Features

* Separate Independent Read and Write data ports

* Supports concurrent transactions

* 200-MHz clock for high bandwidth

* 2-Word Burst on all accesses

* Double Data Rate (DDR) interfaces on both Read and Write ports (data transferred at 400 MHz) @ 200 MHz www.D

CY7C1425V18 Datasheet (459.26 KB)

CY7C1425V18 Datasheet Preview — Preview of CY7C1425V18 PDF

Datasheet Details

Part number:

CY7C1425V18

Manufacturer:

Cypress Semiconductor

File Size:

459.26 KB

Description:

(cy7c14xxv18) sram 2-word burst architecture.

📁 Related Datasheet

CY7C1425AV18 (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1425JV18 (CY7C14xxJV18) SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1425KV18 36-Mbit QDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C142 2K x 8 Dual-Port Static RAM (Cypress Semiconductor)

CY7C1420AV18 (CY7C14xxAV18) 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420BV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420JV18 36-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1420KV18 36-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1425V18 CY7C14xxV18 SRAM 2-Word Burst Architecture Cypress Semiconductor

CY7C1425V18 Distributor