CY7C1518KV18 Datasheet - Cypress Semiconductor

CY7C1518KV18 72-Mbit DDR-II SRAM Two-Word Burst Architecture

CY7C1518KV18 Features

* 72-Mbit density (4M × 18, 2M × 36)

* 333 MHz clock for high bandwidth

* Two-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz

* Two input clocks (K and K) for precise DDR timing

* SRAM uses rising edge

Datasheet Details

CY7C1518KV18

Cypress Semiconductor

604.50 KB

72-mbit ddr-ii sram two-word burst architecture.

📁 Related Datasheet

CY7C1518V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1510AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1510V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1511AV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511JV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511KV18 (CY7C15xxKV18) 72-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511V18 (CY7C15xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1512 64K x 8 Static RAM (Cypress Semiconductor)

TAGS

CY7C1518KV18 Distributor