CY7C1510V18 Datasheet - Cypress Semiconductor

CY7C1510V18 1.8V Synchronous Pipelined SRAM

CY7C1510V18 Features

* Separate independent read and write data ports

* Supports concurrent transactions

* 250 MHz clock for high bandwidth

* 2-word burst on all accesses

* Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 500 MHz) at 250 MHz

* Two input clocks

Datasheet Details

CY7C1510V18

Cypress Semiconductor

389.43 KB

1.8v synchronous pipelined sram.

📁 Related Datasheet

CY7C1510AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1511AV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511JV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511KV18 (CY7C15xxKV18) 72-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511V18 (CY7C15xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1512 64K x 8 Static RAM (Cypress Semiconductor)

CY7C1512AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1512KV18 72-Mbit QDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1510V18 Distributor