CY7C1548KV18 Datasheet - Cypress Semiconductor

CY7C1548KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture

CY7C1548KV18 Features

* 72-Mbit density (4M × 18, 2M × 36)

* 450-MHz clock for high bandwidth

* 2-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 900 MHz) at 450 MHz

* Available in 2.0 clock cycle latency

* Two input clocks (K and K) for preci

Datasheet Details

CY7C1548KV18

Cypress Semiconductor

631.46 KB

72-mbit ddr ii+ sram two-word burst architecture.

📁 Related Datasheet

CY7C1543KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1545KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C150 1Kx4 Static RAM (Cypress Semiconductor)

CY7C1510AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1510V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1511AV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511JV18 72-Mbit QDR-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1511KV18 (CY7C15xxKV18) 72-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1548KV18 Distributor