CY7C191xBV18 Datasheet - Cypress Semiconductor

CY7C191xBV18 (CY7C1xxxxVxx) RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata

CY7C129 DV18/CY7C130 DV25 CY7C130 BV18/CY7C130 BV25/CY7C132 BV25 CY7C131 BV18 / CY7C132 BV18/CY7C139 BV18 CY7C191 BV18/CY7C141 AV18 / CY7C142 AV18/ CY7C151 V18 /CY7C152 V18 Errata Revision: C May 02, 2007 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata This document describes the DOFF issue for QDRII/DDRII and the Output Buffer and JTAG issues for QDRI/DDRI/QDRII/DDRII. Details include trigger conditions, possible workarounds and silicon revision .

CY7C191xBV18 Features

* ISSUE DEFINITION If the input clock (K Clock) is left floating when the device is in JTAG mode, spurious high frequency noise on this input can be interpreted by the device as valid clocks. This could cause the impedance matchi

CY7C191xBV18 Datasheet (279.66 KB)

CY7C191xBV18 Datasheet Preview — Preview of CY7C191xBV18 PDF

Datasheet Details

Part number:

CY7C191xBV18

Manufacturer:

Cypress Semiconductor

File Size:

279.66 KB

Description:

(cy7c1xxxxvxx) ram9 qdr-i/ddr-i/qdr-ii/ddr- ii errata.

📁 Related Datasheet

CY7C1910BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1911BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1916BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C191xBV18 CY7C1xxxxVxx RAM9 QDR-I DDR-I QDR-II DDR- Errata Cypress Semiconductor

CY7C191xBV18 Distributor