Datasheet4U Logo Datasheet4U.com

SY100S838 - CLOCK GENERATION CHIP

Datasheet Summary

Description

The SY100S838/L is a low skew (÷1, ÷2/3) or (÷2, ÷4/ 6) clock generation chip designed explicitly for low skew clock generation applications.

The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned.

Features

  • 3.3V and 5V power supply options.
  • 50ps output-to-output skew.
  • Synchronous enable/disable.
  • Master Reset for synchronization.
  • Internal 75KΩ input pull-down resistors.
  • Available in 20-pin SOIC package TRUTH TABLE CLK EN ZL ZZ H XX NOTES: Z = LOW-to-HIGH transition ZZ = HIGH-to-LOW transition MR L L H Function Divide Hold Q0.
  • 3 Reset Q0.
  • 3 FSEL L L H H DIVSEL L H L H Q0, Q1.

📥 Download Datasheet

Datasheet preview – SY100S838

Datasheet Details

Part number SY100S838
Manufacturer Micrel Semiconductor
File Size 504.05 KB
Description CLOCK GENERATION CHIP
Datasheet download datasheet SY100S838 Datasheet
Additional preview pages of the SY100S838 datasheet.
Other Datasheets by Micrel Semiconductor

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. NOT RECOMMENDED FOR NEW DESIGNS (÷1, ÷2/3) OR (÷2, ÷4/6) CLOCK GENERATION CHIP Precision Edge® Precision SEYd1g00eS®838 SY1S0Y01S008S38838L SY100S838L FEATURES ■ 3.
Published: |