* a 2:1 input MUX which is ideal for redundant clock switchover applications. This device also includes a synchronous enable pin that forces the outputs into a fixed logic state. Enable or disable state is initiated only after the outputs are in a LOW state to eliminate the possibility of a runt clock
MC100ES6130 Datasheet (342.63 KB)
MC100ES6130
Motorola
342.63 KB
2.5/3.3v 1:4 pecl clock driver.
www.DataSheet4U.com
Freescale Semiconductor, Inc.
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order number: MC100ES6130 Rev 1, 5/2004
2.5/3.3V 1:4 PECL Cl.
📁 Related Datasheet
MC100ES6139 Clock Generation Chip (Freescale Semiconductor)
MC100ES6111 LOW VOLTAGE 2.5/3.3V DIFFIERENTIAL ECL / PECL/ HSTL FANOUT BUFFER (Motorola)
MC100ES6011 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer (Motorola)
MC100ES6014 2.5 V/3.3 V 1:5 Differential ECL/PECL/HSTL/LVDS Clock Driver (Freescale Semiconductor)
MC100ES6017 3.3V ECL/PECL Quad Differential Receiver (Freescale Semiconductor)
MC100ES6039 3.3V ECL/PECL/HSTL/LVDS Generation Chip (Freescale Semiconductor)
MC100ES6056 ECL/LVPECL/LVDS Dual Differential 2:1 Multiplexer (Renesas)
MC100ES6056 2.5 V/3.3 V ECL/PECL/LVDS Dual Differential 2:1 Multiplexer (Freescale Semiconductor)
MC100ES6056 ECL/LVPECL/LVDS DUAL DIFFERENTIAL 2:1 MULTIPLEXER (Integrated Device Technology)
MC100ES60T22 3.3 V Dual LVTTL/LVCMOS to Differential LVPECL Translator (Freescale Semiconductor)
