Datasheet4U Logo Datasheet4U.com

MC100ES6130 Datasheet - Motorola

MC100ES6130 2.5/3.3V 1:4 PECL Clock Driver

Number 1, 2, 3, 4, 5, 6, 7, 8 9 10 Name Q0 to Q3 Q0 to Q3 VEE IN_SEL Description LVPECL differential outputs: Terminate with 50Ω to VCC *2V. For single-ended applications, terminate the unused output with 50Ω to VCC *2V. Negative power supply: For LVPECL applications, connect to GND. L.

MC100ES6130 Features

* a 2:1 input MUX which is ideal for redundant clock switchover applications. This device also includes a synchronous enable pin that forces the outputs into a fixed logic state. Enable or disable state is initiated only after the outputs are in a LOW state to eliminate the possibility of a runt clock

MC100ES6130 Datasheet (342.63 KB)

Preview of MC100ES6130 PDF
MC100ES6130 Datasheet Preview Page 2 MC100ES6130 Datasheet Preview Page 3

Datasheet Details

Part number:

MC100ES6130

Manufacturer:

Motorola

File Size:

342.63 KB

Description:

2.5/3.3v 1:4 pecl clock driver.

📁 Related Datasheet

MC100ES6139 Clock Generation Chip (Freescale Semiconductor)

MC100ES6111 LOW VOLTAGE 2.5/3.3V DIFFIERENTIAL ECL / PECL/ HSTL FANOUT BUFFER (Motorola)

MC100ES6011 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer (Motorola)

MC100ES6014 2.5 V/3.3 V 1:5 Differential ECL/PECL/HSTL/LVDS Clock Driver (Freescale Semiconductor)

MC100ES6017 3.3V ECL/PECL Quad Differential Receiver (Freescale Semiconductor)

MC100ES6039 3.3V ECL/PECL/HSTL/LVDS Generation Chip (Freescale Semiconductor)

MC100ES6056 ECL/LVPECL/LVDS Dual Differential 2:1 Multiplexer (Renesas)

MC100ES6056 2.5 V/3.3 V ECL/PECL/LVDS Dual Differential 2:1 Multiplexer (Freescale Semiconductor)

TAGS

MC100ES6130 2.5 3.3V PECL Clock Driver Motorola

MC100ES6130 Distributor