UPB1009K - NECs LOW POWER GPS RF RECEIVER BIPOLAR ANALOG + INTEGRATED CIRCUIT

Product Overview

NEC

Part number	UPB1009K
Manufacturer	NEC
File Size	344.04 KB
Description	NECs LOW POWER GPS RF RECEIVER BIPOLAR ANALOG + INTEGRATED CIRCUIT
Datasheet	UPB1009K Datasheet
Additional preview pages of the UPB1009K datasheet.

The µPB1009K is a silicon monolithic IC developed for GPS receivers.

Double conversion.
Multiple system clocks.
A/D converter.
High-density RF block.
Supply voltage.
Low current consumption.
High-density surface mountable : fREFin = 16.368 MHz, f1stIFin = 61.380 MHz, f2ndIFin = 4.092 MHz : fREFin = 14.4, 16.384, 19.2, 26 MHz, f1stIFin = 62.980 MHz, f2ndIFin = 2.556 MHz : On-chip switchable frequency divider (1/N = 100, 3/256, 9/1024, 65/4096) : On-chip 4-bit A/D converter : On-chip VCO tank circuit a.

📁 Similar Datasheet

Other Datasheets by NEC

UPB1004GS - 3V DUAL DOWNCONVERTER AND PLL FREQUENCY SYNTHESIZER
UPB1005GS - REFERENCE FREQUENCY 16.368 MHz/ 2ND IF FREQUENCY 4.092 MHz RF/IF FREQUENCY DOWN-CONVERTER PLL FREQUENCY SYNTHESIZER IC FOR GPS RECEIVER
UPB1005K - REFERENCE FREQUENCY 16.368 MHz/ 2ND IF FREQUENCY 4.092 MHz RF/IF FREQUENCY DOWN-CONVERTER PLL FREQUENCY SYNTHESIZER IC FOR GPS RECEIVER
UPB1502GR - 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65/ 128/129
UPB1505GR - 3.0 GHz PRESCALER DIVIDED BY 256/ 128/ 64 FOR BS/CS TUNER
UPB1506GV - 3GHz INPUT DIVIDE BY 256/ 128/ 64 PRESCALER IC FOR ANALOG DBS TUNERS

Published: Apr 17, 2005 |