Datasheet4U Logo Datasheet4U.com

PLL602-13 Low Phase Noise PECL XO

PLL602-13 Description

m Preliminary PLL602-13 o c .Low Phase Noise PECL XO (12 * 24MHz Crystals) 192MHz * 384MHz U 4 t e .
The PLL602-13 is a monolithic low jitter and low phase noise (-134dBc/Hz @ 10kHz offset) XO IC with PECL output, for 192MHz to 384MHz output range.

PLL602-13 Features

* PIN CONFIGURATION e h S output for the 192MHz to
* Low phase noise a 384MHz range t (-134 dBc at 10kHz offset). a
* PECL output. D24MHz crystal input.
* 12 . to
* w Integrated crystal load capacitor: no external wload capacitor required. w
* Output Enable selec

PLL602-13 Applications

* BLOCK DIAGRAM Reference Divider XIN XOUT XTAL OSC m o . c U 4 t e e h S a t a . D w w w XOUT OE N/C GND GND F OUT = F XIN x 16 PLL 602-13 VDD_BUF CLK GND_BUF GND GND OE (Pin 5) 0 1 (Default) Output State Tri-state Output enabled VCO Divider Phase Comparator Charge Pump Loop Filter VCO

📥 Download Datasheet

Preview of PLL602-13 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL602-13
Manufacturer
PhaseLink
File Size
141.80 KB
Datasheet
PLL602-13_PhaseLink.pdf
Description
Low Phase Noise PECL XO

📁 Related Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

📌 All Tags

Low Phase Noise PECL PhaseLink
PhaseLink PLL602-13-like datasheet