TC74HC109AP, TC74HC109 Datasheet - Toshiba

TC74HC109AP Dual J-K Flip-Flop

TC74HC109AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC109AP, TC74HC109AF Dual J-K Flip-Flop with Preset and Clear The TC74HC109A is a high speed CMOS J- K FLIP FLOP fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. In accordance with the logic levels applied to the J and K inputs, the outputs change state on the positive going transition of the clock pulse. C.

TC74HC109AP Features

* High speed: fmax = 63 MHz (typ.) at VCC = 5 V

* Low power dissipation: ICC = 2 μA (max) at Ta = 25°C

* High noise immunity: VNIH = VNIL = 28% VCC (min)

* Output drive capability: 10 LSTTL loads

* Symmetrical output impedance: |IOH| = IOL = 4 mA (min)

TC74HC109_Toshiba.pdf