Datasheet4U Logo Datasheet4U.com

TC58NS128BDC - 128 MBit CMOS NAND EPROM

General Description

The TC58NS128B is a single 3.3-V 128-Mbit (138,412,032) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 1024 blocks.

Key Features

  • Organization Memory cell array 528 × 32K × 8 Register 528 × 8 Page size 528 bytes Block size (16K + 512) bytes Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read Mode control Serial input/output, Command control Complies with the SmartMediaTM Electrical Specification and Data Format Specification issued by the SSFDC Forum.
  • Power supply VCC = 3.3 V ± 0.3 V Program/Erase Cycles 1E5 cycle (with ECC) Access time Cell array-register 25.

📥 Download Datasheet

Full PDF Text Transcription for TC58NS128BDC (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for TC58NS128BDC. For precise diagrams, and layout, please refer to the original PDF.

TC58NS128BDC TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 128-MBIT (16M × 8 BITS) CMOS NAND E PROM (16M BYTE SmartMedia DESCRIPTION 2 TM ) The TC58NS128B is a...

View more extracted text
AND E PROM (16M BYTE SmartMedia DESCRIPTION 2 TM ) The TC58NS128B is a single 3.3-V 128-Mbit (138,412,032) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 1024 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes × 32 pages). The TC58NS128B is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as