Datasheet Details
| Part number | TC58NS512DC |
|---|---|
| Manufacturer | Toshiba |
| File Size | 874.32 KB |
| Description | 512 MBit CMOS NAND EPROM |
| Datasheet |
|
|
|
|
| Part number | TC58NS512DC |
|---|---|
| Manufacturer | Toshiba |
| File Size | 874.32 KB |
| Description | 512 MBit CMOS NAND EPROM |
| Datasheet |
|
|
|
|
2 TM ) The TC58NS512 is a single 3.3-V 512-Mbit (553,648,128) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 4096 blocks.
The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments.
The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes × 32 pages).
TC58NS512DC TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 512-MBIT (64M × 8 BITS) CMOS NAND E PROM (64M BYTE.
| Part Number | Description |
|---|---|
| TC58NS512ADC | 512 MBit CMOS NAND EPROM |
| TC58NS100DC | 1 GBit CMOS NAND EPROM |
| TC58NS128BDC | 128 MBit CMOS NAND EPROM |
| TC58NS256BDC | 256 MBit CMOS NAND EPROM |
| TC58NVG0S3AFT00 | 1 GBit CMOS NAND EPROM |
| TC58NVG0S3AFT05 | 1 GBit CMOS NAND EPROM |
| TC58NVG0S3ETA00 | 1 GBIT (128M X 8 BIT) CMOS NAND E2PROM |
| TC58NVG0S3HBAI4 | 1G BIT (128M x 8-BIT) CMOS NAND E2PROM |
| TC58NVG0S3HBAI6 | 1G-BIT (128M x 8 BIT) CMOS NAND E2PROM |
| TC58NVG0S3HTA00 | 1 GBIT (128M x 8 BIT) CMOS NAND E2PROM |