CY7C1145KV18 Datasheet - Cypress Semiconductor

CY7C1145KV18 18-Mbit QDR II+ SRAM Four-Word Burst Architecture

CY7C1145KV18 Features

* Separate independent read and write data ports

* Supports concurrent transactions

* 450-MHz clock for high bandwidth

* Four-word burst for reducing address bus frequency

* Double data rate (DDR) Interfaces on both read and write ports (data transferred at 900 MHz) at 450 MHz

Datasheet Details

CY7C1145KV18

Cypress Semiconductor

646.01 KB

18-mbit qdr ii+ sram four-word burst architecture.

📁 Related Datasheet

CY7C1145V18 (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1141V18 (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1143KV18 18-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1143V18 (CY7C11xxV18) SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1146V18 (CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1148KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1148V18 (CY7C11xxV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1150KV18 18-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1145KV18 Distributor