Datasheet4U Logo Datasheet4U.com

CY7C1218H - 1-Mbit (32K x36) Pipelined Sync SRAM

📥 Download Datasheet

Preview of CY7C1218H PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number CY7C1218H
Manufacturer Cypress Semiconductor
File Size 424.52 KB
Description 1-Mbit (32K x36) Pipelined Sync SRAM
Datasheet download datasheet CY7C1218H_CypressSemiconductor.pdf

CY7C1218H Product details

Description

1] The CY7C1218H SRAM integrates 32K x 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE1), depth-expansion Chip Enables (CE2 and CE3), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW[A:D], and BWE), and Global Write (GW

Features

Other Datasheets by Cypress Semiconductor
Published: |