Datasheet4U Logo Datasheet4U.com

CY7C1270KV18 Datasheet - Cypress Semiconductor

CY7C1270KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture

CY7C1270KV18 Features

* 36-Mbit density (2 M × 18, 1 M × 36)

* 550 MHz clock for high bandwidth

* Two-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz

* Available in 2.5 clock cycle latency

* Two input clocks (K and K) for

CY7C1270KV18 Datasheet (622.44 KB)

Preview of CY7C1270KV18 PDF
CY7C1270KV18 Datasheet Preview Page 2 CY7C1270KV18 Datasheet Preview Page 3

Datasheet Details

Part number:

CY7C1270KV18

Manufacturer:

Cypress Semiconductor

File Size:

622.44 KB

Description:

36-mbit ddr ii+ sram two-word burst architecture.

📁 Related Datasheet

CY7C12701KV18 1.8 V synchronous pipelined SRAM (Cypress Semiconductor)

CY7C1276V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C12771KV18 1.8 V synchronous pipelined SRAM (Cypress Semiconductor)

CY7C1212F 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)

CY7C1212H 1-Mbit (64K x 18) Pipelined Sync SRAM (Cypress Semiconductor)

CY7C1214F 1-Mb (32K x 32) Flow-Through Sync SRAM (Cypress Semiconductor)

CY7C1214H 1-Mbit (32K x 32) Flow-Through Sync SRAM (Cypress Semiconductor)

CY7C1215F 1-Mb (32K x 32) Pipelined Sync SRAM (Cypress Semiconductor)

TAGS

CY7C1270KV18 36-Mbit DDR II + SRAM Two-Word Burst Architecture Cypress Semiconductor

CY7C1270KV18 Distributor