CY7C1305BV18 Datasheet, Sram, Cypress Semiconductor

CY7C1305BV18 Features

• Sram Functional Description
• Separate independent Read and Write data ports
    – Supports concurrent transactions
• 167-MHz Clock for high bandwidth
   

PDF File Details

Part number:

CY7C1305BV18

Manufacturer:

Cypress Semiconductor

File Size:

678.24kb

Download:

📄 Datasheet

Description:

18-mbit burst of 4 pipelined sram. Separate independent Read and Write data ports   – Supports concurrent transactions 167-MHz Clock

TAGS

CY7C1305BV18

Cypress Semiconductor

📁 Related Datasheet

CY7C1305BV25 - 18-Mbit Burst of 4 Pipelined SRAM (Cypress Semiconductor)
CY7C1305BV25 CY7C1307BV25 18-Mbit Burst of 4 Pipelined SRAM with QDR™ Architecture Features Functional Description • Separate independent Read and.

CY7C130 - 1K x 8 Dual-Port Static RAM (Cypress Semiconductor)
CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 1K x 8 Dual-Port Static RAM Features ■ True dual-ported memory cells, which allow simultaneous r.

CY7C1302CV25 - 9-Mbit Burst of Two Pipelined SRAMs (Cypress Semiconductor)
.. PREMILINARY CY7C1302CV25 9-Mbit Burst of Two Pipelined SRAMs with QDR™ Architecture Features • Separate independent Read and Wr.

CY7C1302DV25 - 9-Mbit Burst of Two Pipelined SRAMs (Cypress Semiconductor)
.. PREMILINARY CY7C1302DV25 9-Mbit Burst of Two Pipelined SRAMs with QDR™ Architecture Features • Separate independent Read and Wr.

CY7C1303BV18 - 18-Mbit Burst of 2 Pipelined SRAM (Cypress Semiconductor)
CY7C1303BV18 CY7C1306BV18 18-Mbit Burst of 2 Pipelined SRAM with QDR™ Architecture Features Functional Description • Separate independent Read and.

CY7C1303BV25 - 18-Mbit Burst of Two-Pipelined SRAM (Cypress Semiconductor)
CY7C1303BV25 18-Mbit Burst of Two-Pipelined SRAM with QDR® Architecture 18-Mbit Burst of Two-Pipelined SRAM with QDR® Architecture Features ■ Separat.

CY7C1304DV25 - 9-Mbit Burst of 4 Pipelined SRAM (Cypress Semiconductor)
PRELIMINARY CY7C1304DV25 9-Mbit Burst of 4 Pipelined SRAM with QDR™ Architecture Features • Separate independent Read and Write data ports — Suppo.

CY7C1306BV18 - 18-Mbit Burst of 2 Pipelined SRAM (Cypress Semiconductor)
CY7C1303BV18 CY7C1306BV18 18-Mbit Burst of 2 Pipelined SRAM with QDR™ Architecture Features Functional Description • Separate independent Read and.

CY7C1307BV18 - 18-Mbit Burst of 4 Pipelined SRAM (Cypress Semiconductor)
CY7C1305BV18 CY7C1307BV18 18-Mbit Burst of 4 Pipelined SRAM with QDR™ Architecture Features Functional Description • Separate independent Read and.

CY7C1307BV25 - 18-Mbit Burst of 4 Pipelined SRAM (Cypress Semiconductor)
CY7C1305BV25 CY7C1307BV25 18-Mbit Burst of 4 Pipelined SRAM with QDR™ Architecture Features Functional Description • Separate independent Read and.