Datasheet Details
| Part number | CY7C1305BV18 |
|---|---|
| Manufacturer | Cypress Semiconductor |
| File Size | 678.24 KB |
| Description | 18-Mbit Burst of 4 Pipelined SRAM |
| Datasheet |
 CY7C1305BV18 Datasheet
|
|
|
| Part number | CY7C1305BV18 |
|---|---|
| Manufacturer | Cypress Semiconductor |
| File Size | 678.24 KB |
| Description | 18-Mbit Burst of 4 Pipelined SRAM |
| Datasheet |
CY7C1305BV18 Datasheet
|
|
|
|
Separate independent Read and Write data ports Supports concurrent transactions 167-MHz Clock for high bandwidth 2.5 ns Clock-to-Valid access time 4-Word Burst for reducing the address bus frequency Double Data Rate (DDR) interfaces on both Read & Write Ports (data transferred at 333 MHz) @167 MHz Two input clocks (K and K) for precise DDR timing SRAM uses rising edges only Two input clocks for output data
📁 Similar Datasheet