Datasheet4U Logo Datasheet4U.com

CY7C1302DV25 Datasheet - Cypress Semiconductor

CY7C1302DV25 9-Mbit Burst of Two Pipelined SRAMs

The CY7C1302DV25 is a 2.5V Synchronous Pipelined SRAM equipped with QDR™ architecture. QDR architecture consists of two separate ports to access the memory array. The Read port has dedicated data outputs to support Read operations and the Write Port has dedicated data inputs to support Write operati.

CY7C1302DV25 Features

* Separate independent Read and Write data ports

* Supports concurrent transactions

* 167-MHz clock for high bandwidth

* 2.5 ns clock-to-Valid access time

* 2-word burst on all accesses

* Double Data Rate (DDR) interfaces on both Read and Write ports (

CY7C1302DV25_CypressSemiconductor.pdf

Preview of CY7C1302DV25 PDF
CY7C1302DV25 Datasheet Preview Page 2 CY7C1302DV25 Datasheet Preview Page 3

Datasheet Details

Part number:

CY7C1302DV25

Manufacturer:

Cypress Semiconductor

File Size:

245.82 KB

Description:

9-mbit burst of two pipelined srams.

📁 Related Datasheet

CY7C1302CV25 9-Mbit Burst of Two Pipelined SRAMs (Cypress Semiconductor)

CY7C130 1K x 8 Dual-Port Static RAM (Cypress Semiconductor)

CY7C1303BV18 18-Mbit Burst of 2 Pipelined SRAM (Cypress Semiconductor)

CY7C1303BV25 18-Mbit Burst of Two-Pipelined SRAM (Cypress Semiconductor)

CY7C1304DV25 9-Mbit Burst of 4 Pipelined SRAM (Cypress Semiconductor)

CY7C1305BV18 18-Mbit Burst of 4 Pipelined SRAM (Cypress Semiconductor)

CY7C1305BV25 18-Mbit Burst of 4 Pipelined SRAM (Cypress Semiconductor)

CY7C1306BV18 18-Mbit Burst of 2 Pipelined SRAM (Cypress Semiconductor)

TAGS

CY7C1302DV25 CY7C1302DV25 9-Mbit Burst Two Pipelined SRAMs Cypress Semiconductor

CY7C1302DV25 Distributor