CY7C1303BV25 18-Mbit Burst of Two-Pipelined SRAM

Cypress Semiconductor

Description

CY7C1303BV25 18-Mbit Burst of Two-Pipelined SRAM with QDR® Architecture 18-Mbit Burst of Two-Pipelined SRAM with QDR® Architecture .

📥 Download Datasheet

CY7C1303BV25 Datasheet Preview — Preview of CY7C1303BV25 PDF

Datasheet Specifications

Part number: CY7C1303BV25
Manufacturer: Cypress Semiconductor
File Size: 969.86 KB
Datasheet: CY7C1303BV25-CypressSemiconductor.pdf
Description: 18-Mbit Burst of Two-Pipelined SRAM

Features

* Separate independent read and write data ports
* Supports concurrent transactions
* 167 MHz clock for high bandwidth
* 2.5 ns clock-to-valid access time
* Two word burst on all accesses
* Double data rate (DDR) interfaces on both read and write ports (data transferred at 33

CY7C1303BV25 Distributors

📁 Related Datasheet

CY7C131AE CY7C131E CY7C136AE CY7C136E CY7C1370C CY7C1370CV25

📌 All Tags

CY7C1303BV25 18-Mbit Burst Two-Pipelined SRAM Cypress Semiconductor

Cypress Semiconductor CY7C1303BV25-like datasheet