Datasheet4U Logo Datasheet4U.com

CY7C1303BV25 - 18-Mbit Burst of Two-Pipelined SRAM

CY7C1303BV25 Description

CY7C1303BV25 18-Mbit Burst of Two-Pipelined SRAM with QDR® Architecture 18-Mbit Burst of Two-Pipelined SRAM with QDR® Architecture .

CY7C1303BV25 Features

* Separate independent read and write data ports
* Supports concurrent transactions
* 167 MHz clock for high bandwidth
* 2.5 ns clock-to-valid access time
* Two word burst on all accesses
* Double data rate (DDR) interfaces on both read and write ports (data transferred at 33

📥 Download Datasheet

Preview of CY7C1303BV25 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
CY7C1303BV25
Manufacturer
Cypress Semiconductor
File Size
969.86 KB
Datasheet
CY7C1303BV25-CypressSemiconductor.pdf
Description
18-Mbit Burst of Two-Pipelined SRAM

📁 Related Datasheet

  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C1370C - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370CV25 - 512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture (Cypress)
  • CY7C1370D - 18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM (Cypress)
  • CY7C1371C - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture (Cypress)

📌 All Tags

Cypress Semiconductor CY7C1303BV25-like datasheet