Datasheet4U Logo Datasheet4U.com

CY7C1302CV25 9-Mbit Burst of Two Pipelined SRAMs

📥 Download Datasheet  Datasheet Preview Page 1

Description

www.DataSheet4U.com PREMILINARY CY7C1302CV25 9-Mbit Burst of Two Pipelined SRAMs with QDR™ Architecture .
The CY7C1302CV25 is a 2.

📥 Download Datasheet

Preview of CY7C1302CV25 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Specifications

Part number
CY7C1302CV25
Manufacturer
Cypress Semiconductor
File Size
318.27 KB
Datasheet
CY7C1302CV25_CypressSemiconductor.pdf
Description
9-Mbit Burst of Two Pipelined SRAMs

Features

* Separate independent Read and Write data ports
* Supports concurrent transactions
* 167-MHz clock for high bandwidth
* 2.5 ns clock-to-Valid access time
* 2-word burst on all accesses
* Double Data Rate (DDR) interfaces on both Read and Write ports (

CY7C1302CV25 Distributors

📁 Related Datasheet

📌 All Tags

Cypress Semiconductor CY7C1302CV25-like datasheet