| Part number | CY7C1306BV18 |
|---|---|
| Manufacturer | Cypress Semiconductor |
| File Size | 677.60 KB |
| Description | 18-Mbit Burst of 2 Pipelined SRAM |
| Datasheet |
 CY7C1306BV18 Datasheet
|
| Note |
This datasheet PDF includes multiple part numbers: CY7C1306BV18, CY7C1303BV18. Please refer to the document for exact specifications by model. |
|
|
Separate independent Read and Write data ports Supports concurrent transactions 167-MHz Clock for high bandwidth 2.5 ns Clock-to-Valid access time 2-Word Burst on all accesses Double Data Rate (DDR) interfaces on both Read and Write Ports (data transferred at 333 MHz) @167 MHz Two input clocks (K and K) for precise DDR timing SRAM uses rising edges only Two input clocks for output data (C and C) to minimiz
📁 Similar Datasheet
