CY7C1414KV18, CY7C1425KV18 - 36-Mbit QDR II SRAM Two-Word Burst Architecture

Cypress Semiconductor

Datasheet Details

Part number	CY7C1414KV18, CY7C1425KV18
Manufacturer	Cypress Semiconductor
File Size	1.26 MB
Description	36-Mbit QDR II SRAM Two-Word Burst Architecture
Datasheet	CY7C1425KV18-CypressSemiconductor.pdf
Note	This datasheet PDF includes multiple part numbers: CY7C1414KV18, CY7C1425KV18. Please refer to the document for exact specifications by model.

Separate independent read and write data ports.
Supports concurrent transactions.
333 MHz clock for high bandwidth.
Two-word burst on all accesses.
Double data rate (DDR) Interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz.
Two input clocks (K and K) for precise DDR timing.
SRAM uses rising edges only.
Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches.
Echo clocks (CQ and CQ) sim.

📁 CY7C1414KV18 Similar Datasheet

CY7C1460SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
CY7C1462SV25 - 36-Mbit (1M x 36/2M x 18) Pipelined SRAM (Cypress)
CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)

Other Datasheets by Cypress Semiconductor

CY7C1414AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1414JV18 - (CY7C14xxJV18) SRAM 2-Word Burst Architecture
CY7C1414V18 - (CY7C14xxV18) SRAM 2-Word Burst Architecture
CY7C141 - 1K x 8 Dual-Port Static RAM
CY7C1410AV18 - (CY7C14xxAV18) 36-Mbit QDR-II SRAM 2-Word Burst Architecture
CY7C1410JV18 - (CY7C14xxJV18) SRAM 2-Word Burst Architecture

Published: Mar 14, 2017 |