Datasheet4U Logo Datasheet4U.com

CY7C1461AV25 Flow-Through SRAM

📥 Download Datasheet  Datasheet Preview Page 1

Description

CY7C1461AV25 CY7C1463AV25 www.DataSheet4U.com CY7C1465AV25 36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM with NoBL™ Architecture .
1] The CY7C1461AV25/CY7C1463AV25/CY7C1465AV25 are 2.

📥 Download Datasheet

Preview of CY7C1461AV25 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles
* Can support up to 133-MHz bus operations with zero wait states
* Data is transferred on every clock
* Pin-compatible and functionally equivalent to ZBT™ devices
* Int

CY7C1461AV25 Distributors

📁 Related Datasheet

📌 All Tags

Cypress Semiconductor CY7C1461AV25-like datasheet