CY7C1525V18 Datasheet - Cypress Semiconductor

1.8V Synchronous Pipelined SRAM

* Separate independent read and write data ports

* Supports concurrent transactions

* 250 MHz clock for high bandwidth

* 2-word burst on all accesses

* Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 500 MHz) at 250 MHz

* Two input clocks

CY7C1525V18

Cypress Semiconductor

389.43 KB

1.8v synchronous pipelined sram.

📁 Related Datasheet

CY7C1525AV18 72-Mbit QDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1525KV18 72-Mbit QDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1520KV18 72-Mbit DDR-II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1520V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1521KV18 72-Mbit DDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1521V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1522AV18 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1522JV18 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1522KV18 72-Mbit DDR II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1522V18 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture (Cypress Semiconductor)

TAGS

Image Gallery