CY7C1910BV18 Datasheet - Cypress Semiconductor

1.8V Synchronous Pipelined SRAM

* Separate independent read and write data ports

* Supports concurrent transactions

* 250 MHz clock for high bandwidth

* 2-word burst on all accesses

* Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 500 MHz) at 250 MHz

* Two input clocks

CY7C1910BV18

Cypress Semiconductor

390.16 KB

1.8v synchronous pipelined sram.

📁 Related Datasheet

CY7C1911BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1916BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1917BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C191xBV18 (CY7C1xxxxVxx) RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata (Cypress Semiconductor)

TAGS

Image Gallery