Datasheet4U Logo Datasheet4U.com

CY7C1911JV18 Datasheet - Cypress Semiconductor

CY7C1911JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture

The CY7C1311JV18, CY7C1911JV18, CY7C1313JV18, and CY7C1315JV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support.

CY7C1911JV18 Features

* CY7C1311JV18/CY7C1911JV18 CY7C1313JV18/CY7C1315JV18 ® Configurations CY7C1311JV18

* 2M x 8 CY7C1911JV18

* 2M x 9 CY7C1313JV18

* 1M x 18 CY7C1315JV18

* 512K x 36 Separate Independent Read and Write Data Ports

* Supports concurrent transactions 300 MHz Cloc

CY7C1911JV18 Datasheet (705.07 KB)

Preview of CY7C1911JV18 PDF
CY7C1911JV18 Datasheet Preview Page 2 CY7C1911JV18 Datasheet Preview Page 3

Datasheet Details

Part number:

CY7C1911JV18

Manufacturer:

Cypress Semiconductor

File Size:

705.07 KB

Description:

(cy7c1x1xjv18) 18-mbit qdr ii sram 4-word burst architecture.

📁 Related Datasheet

CY7C1911BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1910BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1916BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1911JV18 CY7C1x1xJV18 18-Mbit QDR SRAM 4-Word Burst Architecture Cypress Semiconductor

CY7C1911JV18 Distributor