CY7C1911CV18 Datasheet - Cypress Semiconductor

CY7C1911CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture

The CY7C1311CV18, CY7C1911CV18, CY7C1313CV18, and CY7C1315CV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II architecture. QDR-II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to suppor.

CY7C1911CV18 Features

* Configurations CY7C1311CV18

* 2M x 8 CY7C1911CV18

* 2M x 9 CY7C1313CV18

* 1M x 18 CY7C1315CV18

* 512K x 36 Separate independent read and write data ports

* Supports concurrent transactions 300 MHz clock for high bandwidth 4-word burst for reducing address

CY7C1911CV18 Datasheet (731.88 KB)

CY7C1911CV18 Datasheet Preview — Preview of CY7C1911CV18 PDF

Datasheet Details

Part number:

CY7C1911CV18

Manufacturer:

Cypress Semiconductor

File Size:

731.88 KB

Description:

(cy7c1x1xcv18) 18-mb qdrtm-ii sram 4-word burst architecture.

📁 Related Datasheet

CY7C1911BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1910BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1916BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1911CV18 CY7C1x1xCV18 18-Mb QDRTM-II SRAM 4-Word Burst Architecture Cypress Semiconductor

CY7C1911CV18 Distributor