CY7C1911BV18 Datasheet - Cypress Semiconductor

CY7C1911BV18 (CY7C1x1xBV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture

The CY7C1311BV18, CY7C1911BV18, CY7C1313BV18, and CY7C1315BV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II architecture. QDR-II architecture consists of two separate ports to access the memory array. The Read port has dedicated Data Outputs to support Read operations and the Write po.

CY7C1911BV18 Features

* Separate Independent Read and Write data ports

* Supports concurrent transactions

* 300-MHz clock for high bandwidth

* 4-Word Burst for reducing address bus frequency

* Double Data Rate (DDR) interfaces on both Read and Write ports (data transferred at 600 M

CY7C1911BV18 Datasheet (529.85 KB)

CY7C1911BV18 Datasheet Preview — Preview of CY7C1911BV18 PDF

Datasheet Details

Part number:

CY7C1911BV18

Manufacturer:

Cypress Semiconductor

File Size:

529.85 KB

Description:

(cy7c1x1xbv18) 18-mb qdrtm-ii sram 4-word burst architecture.

📁 Related Datasheet

CY7C1911CV18 (CY7C1x1xCV18) 18-Mb QDRTM-II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911JV18 (CY7C1x1xJV18) 18-Mbit QDR II SRAM 4-Word Burst Architecture (Cypress Semiconductor)

CY7C1911KV18 18-Mbit QDR II SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1910BV18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1916BV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916CV18 (CY7C1xxxCV18) 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916JV18 18-Mbit DDR-II SRAM 2-Word Burst Architecture (Cypress Semiconductor)

CY7C1916KV18 18-Mbit DDR II SRAM Two-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C1911BV18 CY7C1x1xBV18 18-Mb QDRTM-II SRAM 4-Word Burst Architecture Cypress Semiconductor

CY7C1911BV18 Distributor