CY7C1911KV18 Features
* Separate independent read and write data ports
* Supports concurrent transactions
* 333-MHz clock for high bandwidth
* Four-word burst for reducing address bus frequency
* Double data rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz
CY7C1311KV18-CypressSemiconductor.pdf
Datasheet Details
CY7C1911KV18, CY7C1311KV18
Cypress Semiconductor
657.31 KB
18-mbit qdr ii sram four-word burst architecture.
This datasheet PDF includes multiple part numbers: CY7C1911KV18, CY7C1311KV18.
Please refer to the document for exact specifications by model.
📁 Related Datasheet
📌 All Tags
