Datasheet4U Logo Datasheet4U.com

NDS331N - N-Channel Logic Level Enhancement Mode Field Effect Transistor

Datasheet Summary

Description

These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology.

This very high density process is especially tailored to minimize on-state resistance.

Features

  • 1.3 A, 20 V. RDS(ON) = 0.21 Ω @ VGS= 2.7 V RDS(ON) = 0.16 Ω @ VGS= 4.5 V. Industry standard outline SOT-23 surface mount package using poprietary SuperSOTTM-3 design for superior thermal and electrical capabilities. High density cell design for extremely low RDS(ON). Exceptional on-resistance and maximum DC current capability. _______________________________________________________________________________ D G S Absolute Maximum Ratings Symbol VDSS VGSS ID PD TJ,TSTG Parameter Drain-Source V.

📥 Download Datasheet

Datasheet preview – NDS331N

Datasheet Details

Part number NDS331N
Manufacturer Fairchild
File Size 59.65 KB
Description N-Channel Logic Level Enhancement Mode Field Effect Transistor
Datasheet download datasheet NDS331N Datasheet
Additional preview pages of the NDS331N datasheet.
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
July 1996 NDS331N N-Channel Logic Level Enhancement Mode Field Effect Transistor General Description These N-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package. Features 1.3 A, 20 V. RDS(ON) = 0.21 Ω @ VGS= 2.7 V RDS(ON) = 0.16 Ω @ VGS= 4.5 V.
Published: |