Datasheet4U Logo Datasheet4U.com

NDS336P - P-Channel Logic Level Enhancement Mode Field Effect Transistor

Datasheet Summary

Description

SuperSOTTM-3 P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology.

This very high density process is especially tailored to minimize on-state resistance.

Features

  • -1.2 A, -20 V, RDS(ON) = 0.27 Ω @ VGS= -2.7 V RDS(ON) = 0.2 Ω @ VGS = -4.5 V. Very low level gate drive requirements allowing direct operation in 3V circuits. VGS(th) < 1.0V. Proprietary package design using copper lead frame for superior thermal and electrical capabilities. High density cell design for extremely low RDS(ON). Exceptional on-resistance and maximum DC current capability. Compact industry standard SOT-23 surface package. Mount ______________________________________________________.

📥 Download Datasheet

Datasheet preview – NDS336P

Datasheet Details

Part number NDS336P
Manufacturer Fairchild
File Size 77.51 KB
Description P-Channel Logic Level Enhancement Mode Field Effect Transistor
Datasheet download datasheet NDS336P Datasheet
Additional preview pages of the NDS336P datasheet.
Other Datasheets by Fairchild

Full PDF Text Transcription

Click to expand full text
June 1997 NDS336P P-Channel Logic Level Enhancement Mode Field Effect Transistor General Description SuperSOTTM-3 P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as notebook computer power management, portable electronics, and other battery powered circuits where fast high-side switching, and low in-line power loss are needed in a very small outline surface mount package. Features -1.2 A, -20 V, RDS(ON) = 0.27 Ω @ VGS= -2.7 V RDS(ON) = 0.2 Ω @ VGS = -4.5 V.
Published: |