Datasheet4U Logo Datasheet4U.com

ZL30167 - Dual Clock Translator

📥 Download Datasheet

Preview of ZL30167 PDF
datasheet Preview Page 2 datasheet Preview Page 3

ZL30167 Product details

Description

17 Precise Frequency Monitor (PFM) 18 Guard Soak Timer (GST) 31 Figure 14 "Typical Power-Up Reset and Configuration Circuit" 32 5.1, “ZL30167 Configuration programming“ 93 Register Name: phasemem_limit_ref0 130 Register Name: dpll0_df_offset 173 13.0, “Package Markings“ Change Included availability of customer defined default configurations Updated GPIO[5:6] power-up settings Clarified the PFM measurement interval Corrected the GST description Updated Figure 14 for GPIO5 and 6 at p

Features

📁 ZL30167 Similar Datasheet

  • ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
  • ZL30101 - T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
  • ZL30102 - T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)
  • ZL30105 - T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)
  • ZL30106 - SONET/SDH/PDH Network Interface DPLL (Zarlink)
  • ZL30107 - GbE Line Card Synchronizer (Zarlink Semiconductor)
  • ZL30108 - SONET/SDH Network Interface DPLL (Zarlink Semiconductor)
  • ZL30109 - DS1/E1 System Synchronizer (Zarlink Semiconductor)
Other Datasheets by Microsemi
Published: |