Datasheet4U Logo Datasheet4U.com

PLL620-00 Low Phase Noise XO

PLL620-00 Description

m Preliminary PLL620-00 o c .XO with multipliers (for HF Fund.and 3 O.T.) Low Phase Noise U t4 e .
PLL620-00 is an XO IC specifically designed to work with high frequency fundamental and third overtone crystals.

PLL620-00 Features

* DIE CONFIGURATION e h S Fundamental Mode Crystal.
* 100MHz to 200MHz a
* Output range:
* 200MHz (no multiplication), at 100 200
* 400MHz (2x multiplier) or 400
* 700MHz (4x. D multiplier).
* w High yield design support up to 2pF string capacitance at 20

PLL620-00 Applications

* requiring LVDS or PECL output levels at high frequencies. BLOCK DIAGRAM SEL Vin X+ XOscillator Amplifier m o . c U 4 t e e h S a t a . D w w w 62 mil 13 29 12 11 30 10 9 31 1 2 3 4 5 6 7 8 Y (0,0) X DIE SPECIFICATIONS Name Size Reverse side Value 62 x 65 mil GND Pad dimensions Thickness 80

📥 Download Datasheet

Preview of PLL620-00 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL620-00
Manufacturer
PhaseLink
File Size
155.73 KB
Datasheet
PLL620-00_PhaseLink.pdf
Description
Low Phase Noise XO

📁 Related Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

📌 All Tags

Low Phase Noise PhaseLink
PhaseLink PLL620-00-like datasheet