Datasheet4U Logo Datasheet4U.com

PLL620-05 - (PLL620-05/06/07/08/09) Low Phase Noise XO

The PLL620-05 by PhaseLink is a (PLL620-05/06/07/08/09) Low Phase Noise XO. Below is the official datasheet preview.

📥 Download Datasheet

Official preview page of the PLL620-05 (PLL620-05/06/07/08/09) Low Phase Noise XO datasheet (PhaseLink).

Datasheet Details

Part number PLL620-05
Manufacturer PhaseLink
File Size 180.03 KB
Description (PLL620-05/06/07/08/09) Low Phase Noise XO
Datasheet download datasheet PLL620-05_PhaseLink.pdf
Additional preview pages of the PLL620-05 datasheet.

PLL620-05 Product details

Description

GND GND GND BLOCK DIAGRAM SEL ^: Internal pull-up : PLL620-06 pin 12 is output drive select (DRIVSEL) (0 for High Drive CMOS, 1 for Standard Drive CMOS) OE Q Q X+ X- Oscillator Amplifier PLL (Phase Locked Loop) OUTPUT ENABLE LOGICAL LEVELS Part # PLL620-08 PLL620-05 PLL620-06 PLL620-07 PLL620-09 PLL by-pass OE input: Logical states defined by PECL levels for PLL620-08 Logical states defined by CMOS levels for PLL620-05/-06/-07/-09 47745 Fremont Blvd., Fremont, California 94538

Features

📁 PLL620-05 Similar Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
Other Datasheets by PhaseLink
  • PLL620-00 - Low Phase Noise XO
  • PLL620-06 - (PLL620-05/06/07/08/09) Low Phase Noise XO
  • PLL620-07 - (PLL620-05/06/07/08/09) Low Phase Noise XO
  • PLL620-08 - (PLL620-05/06/07/08/09) Low Phase Noise XO
  • PLL620-09 - (PLL620-05/06/07/08/09) Low Phase Noise XO
  • PLL620-20 - Low Phase Noise XO
Published: |