Datasheet4U Logo Datasheet4U.com

PLL620-09, PLL620-05 (PLL620-05/06/07/08/09) Low Phase Noise XO

PLL620-09 Description

m PLL620-05/-06/-07/-08/-09 o c .XO with multipliers (for 120-200MHz Fund Xtal) Low Phase Noise U Universal Low Phase Noise IC’s 4 t e e .
GND GND GND BLOCK DIAGRAM SEL ^: Internal pull-up. : PLL620-06 pin 12 is output drive select (DRIVSEL) (0 for High Drive CMOS, 1 for Standar.

PLL620-09 Features

* h PIN CONFIGURATION S (Top View) a200MHz Fundamental Mode Crystal.
* 120MHz to t
* Output a range: 120
* 200MHz (no multiplication), D 240
* 400MHz (2x multiplier) or 480
* 700MHz . (4x multiplier). w
* w High yield design support up to 2pF string at 20

📥 Download Datasheet

This datasheet PDF includes multiple part numbers: PLL620-09, PLL620-05. Please refer to the document for exact specifications by model.
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number
PLL620-09, PLL620-05
Manufacturer
PhaseLink
File Size
180.03 KB
Datasheet
PLL620-05_PhaseLink.pdf
Description
(PLL620-05/06/07/08/09) Low Phase Noise XO
Note
This datasheet PDF includes multiple part numbers: PLL620-09, PLL620-05.
Please refer to the document for exact specifications by model.

📁 Related Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)

📌 All Tags

PLL620-05 Low Phase Noise PhaseLink
PhaseLink PLL620-09-like datasheet