Fairchild
7474 - Dual Positive-Edge-Triggered D-Type Flip-Flops
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
September 1986 Revised July 2001
DM7474
Dual Posi
(50 views)
Fairchild Semiconductor
74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
August 1986 Revised March 2000
DM74LS73A Dua
(40 views)
RFMD
RF5216 - Linear EDGE Transmit Module
RF5216
Quad-Band GSM, Linear EDGE Transmit Module with Fourteen High Linearity TRX Switch Ports
The RF5216 is a quad-band GSM/GPRS, linear EDGE transm
(37 views)
Fairchild Semiconductor
74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops
DM74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
August 1986 Revised March 2000
DM74LS73A Dua
(32 views)
Motorola
74LS73 - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are
(31 views)
Fairchild Semiconductor
74373 - 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS373 • DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
April 1986 Revised March 2000
DM74LS373 • DM74LS374 3-S
(29 views)
Renesas
HD74LV374A - Octal Edge-Triggered D-type Flip-Flops
HD74LV374A
Octal Edge-Triggered D-type Flip-Flops with 3-state Outputs
REJ03D0332–0200Z (Previous ADE-205-275 (Z))
Rev.2.00 Jun. 25, 2004
Description
(27 views)
Texas Instruments
7474 - Dual D-Type Positive-Edge-Triggered Flip-Flops
SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74 DUAL DĆTYPE POSITIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH PRESET AND CLEAR
SDLS119 − DECEMBER 1983 − R
(24 views)
Fairchild Semiconductor
74LS74 - Dual Positive-Edge-Triggered D Flip-Flops
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs
August 1986 Revised March 2000
DM74LS74A Dual Posit
(23 views)
MEDIATEK
MT6260A - GSM/GPRS/EDGE-RX SOC
MT6260A GSM/GPRS/EDGE-RX SOC Processor Technical Brief
Version:
1.1
Release date: 2013-03-19
© 2013 MediaTek Inc. This document contains informati
(20 views)
Motorola
74LS74 - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
SN54/74LS74A DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce
(19 views)
Texas Instruments
74LS74 - Dual D-Type Positive-Edge-Triggered Flip-Flop
SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74 DUAL DĆTYPE POSITIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH PRESET AND CLEAR
SDLS119 − DECEMBER 1983 − R
(19 views)
Renesas
HD74LS74AP - Dual D-type Positive Edge-triggered Flip-Flops
Preliminary Datasheet
HD74LS74A
Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear)
R04DS0012EJ0400 (Previous: REJ03D0415-0300)
R
(17 views)
National Semiconductor
74LS74 - Dual Positive-Edge-Triggered D Flip-Flops
54LS74 DM54LS74A DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs
June 1989
54LS74 DM54LS74A DM74LS74
(16 views)
National Semiconductor
DM5474 - Dual Positive-Edge-Triggered D Flip-Flops
5474 DM5474 DM7474 Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs
June 1989
5474 DM5474 DM7474 Dual Positive-
(15 views)
NXP
74173 - Quad D-type flip-flop; positive-edge trigger; 3-state
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06
(14 views)
National Semiconductor
54ACT112 - Dual JK Negative Edge-Triggered Flip-Flop
www.DataSheet4U.com
54ACT112 Dual JK Negative Edge-Triggered Flip-Flop
September 1998
54ACT112 Dual JK Negative Edge-Triggered Flip-Flop
General De
(14 views)
Texas Instruments
SN7474 - Dual D-Type Positive-Edge Triggered Flip-Flops
SN5474, SN54LS74A, SN54S74 SN7474. SN74LS74A, SN74S74 DUAL DĆTYPE POSITIVEĆEDGEĆTRIGGERED FLIPĆFLOPS WITH PRESET AND CLEAR
SDLS119 − DECEMBER 1983 − R
(14 views)
Texas Instruments
SN74F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
SN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDFS047A – MARCH 1987 – REVISED OCTOBER 1993
• Package Options I
(14 views)
ETC
L13-PALLADIUM - Palladium/ Zero Knowledge
6.857 Computer and Network Security
October 22, 2002
Lecture Notes 13 : Palladium, Zero Knowledge
Lecturer: Ron Rivest Scribe: Baratz/Gavacs/Sen/Sud
(13 views)