CY7C1263KV18 Datasheet - Cypress Semiconductor

CY7C1263KV18 - 36-Mbit QDR II+ SRAM Four-Word Burst Architecture

CY7C1263KV18 Features

* Separate independent read and write data ports

* Supports concurrent transactions

* 550 MHz clock for high bandwidth

* Four-word burst for reducing address bus frequency

* Double data rate (DDR) Interfaces on both read and write ports (data transferred at 1100 MHz) at 550 MHz

Datasheet Details

CY7C1263KV18

Cypress Semiconductor

1.23 MB

36-mbit qdr ii+ sram four-word burst architecture.

📁 Related Datasheet

📌 All Tags