CY7C12681KV18 Datasheet - Cypress Semiconductor

CY7C12681KV18 1.8 V synchronous pipelined SRAM

CY7C12681KV18 Features

* 36-Mbit density (4 M × 8, 4 M × 9, 2 M × 18, 1 M × 36)

* 550 MHz clock for high bandwidth

* 2-word burst for reducing address bus frequency

* Double data rate (DDR) interfaces (data transferred at 1100 MHz) at 550 MHz

* Available in 2.5 clock cycle latency

* Two input clock

Datasheet Details

CY7C12681KV18

Cypress Semiconductor

571.92 KB

1.8 v synchronous pipelined sram.

📁 Related Datasheet

CY7C1268KV18 36-Mbit DDR II+ SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1261V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1262XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1263KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1263V18 1.8V Synchronous Pipelined SRAM (Cypress Semiconductor)

CY7C1263XV18 36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture (Cypress Semiconductor)

CY7C1264XV18 36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture (Cypress Semiconductor)

CY7C1265KV18 36-Mbit QDR II+ SRAM Four-Word Burst Architecture (Cypress Semiconductor)

TAGS

CY7C12681KV18 Distributor