CY7C1411KV18 Datasheet - Cypress Semiconductor

CY7C1411KV18 - 36-Mbit QDR II SRAM Four-Word Burst Architecture

CY7C1411KV18 Features

* Separate independent read and write data ports

* Supports concurrent transactions

* 333 MHz clock for high bandwidth

* Four-word burst for reducing address bus frequency

* Double data rate (DDR) Interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz

Datasheet Details

CY7C1411KV18

Cypress Semiconductor

1.28 MB

36-mbit qdr ii sram four-word burst architecture.

📁 Related Datasheet

📌 All Tags